Course Overview

Analog Layout Design is a specialized field in VLSI that deals with the physical implementation of analog circuits like Amplifiers, PLLs, ADCs, and DACs. This course covers the fundamental concepts of device matching, shielding, and parasitic minimization to achieve high-performance analog designs at advanced nodes.

You will learn industry-standard techniques for layout drawing, verification (DRC/LVS), and parasitic extraction using top-tier EDA tools.

What You Will Learn

CMOS Device Layout & Matching
Op-Amp & Comparator Layout
Shielding & Isolation Techniques
DRC, LVS & Antenna Effect
Lat-Up Prevention & ESD
FinFET Layout Basics

Tools Covered

Cadence Virtuoso Layout XL
Mentor Calibre (DRC/LVS)
Synopsys Custom Compiler
Assura / PVS

Career Roles

  • Analog Layout Engineer
  • Custom Layout Design Engineer
  • Physical Design Engineer (Analog)
  • Mask Design Engineer
Chat on WhatsApp Call +91 98482 38245 / 94900 52567