Validating Complex SoCs with SystemVerilog & UVM
Design Verification consumes 70% of the VLSI design cycle. This course is designed to make you an expert in verifying complex digital IP and SoCs. You will move from basic Verilog verification to advanced Object-Oriented Verification using SystemVerilog and the Universal Verification Methodology (UVM).
