This project focused on Design for Testability (DFT) implementation. We inserted scan chains into a digital logic block and generated patterns to detect stuck-at and transition faults.
Achieved 99.2% stuck-at fault coverage and 85% transition fault coverage. Pattern simulation passed with zero mismatches.
